DRAM Design Engineering Intern
Boise, ID
Format: In-person
My experience
Overview
Improved compact array model (CAM) for the DRAM and ran various simulations and test patterns to ensure that the model matched with silicon.
Impact of work
Time spent working
Interview advice
Advice on how to prepare
Brush up on basics like digital design, CMOS device physics, etc. Definitely helpful to have background in circuit simulation.
More questions? Send the reviewer a message!
Message